Home Physics Semiconductor Electronics Logic Gates In a NAND gate the input signals are X and Y…
Physics Semiconductor Electronics Logic Gates MCQ (Single Correct)

In a NAND gate the input signals are X and Y and the output signal is Z. If the inputs X and Y have the following pulse patterns

then the output Z will be

A
B
C
D

Share this question

For Instagram sharing, use “Apps” on mobile or copy the link.

Text Solution

Verified by Experts
The correct answer is:
D

For a NAND gate:

So the output Z is LOW (0) only when both X and Y are HIGH (1).
For all other combinations, .
From the given pulse patterns, there are three intervals where and simultaneously. Therefore, the NAND output remains HIGH most of the time and shows three LOW pulses at those intervals.

Prepare Smarter with CGP Edu

Get practice questions, solutions, and test series in one place.

Write a Review

Share your experience with this question and solution.

Commentary

Send your comment, doubt, correction, or feedback to admin.

Student Reviews

What students say about this solution

No reviews yet. Be the first to write a review.

Similar Questions

Explore conceptually related problems

CG
CGP Question Assistant Question Bank + AI Help
Hi! Type your question or upload one screenshot. First I will search related questions from CGP Edu Question Bank. If none match, type YES and I will solve it with AI.
Upload only one screenshot at a time. Flow: Question Bank first → If not matched, type YES for AI solution.